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Abstract—In this paper a low opamp compensation technique 
suitable for the bio-medical application has been proposed and 
intuitive explained the existing compensation techniques. The 
Present technique relies on the passive damping factor control 
rather power hungry damping. Implemented in 45nm CMOS 
technology and simulated with Spectre. Simulation results 
shows that 100dB dc gain, well compensated 25MHz 
bandwidth opamp while driving a 1pF capacitive load. Draws 
with 12uW power consumption from 1V supply and occupying 
0.004875mm2 silicon area. 
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I. INTRODUCTION 
There has been a significant amount of work on bio- 
medical transceivers in the recent days [1]. Mainly to sense 
Electrocardiogram (ECG) signals and brain waves to 
diagnosis or study the disease. The future plan of sensing is 
through implantable or wearable chip for the sake of 
flexibility and safety. Many existing biomedical implantable 
devices operate in 13.56MHz industrial, scientific and 
medical (ISM) frequency band. To enable higher battery 
efficiency, they have to be very compact for low cost as  
well very low active and standby power consumption. A 
typical bio-medical transceiver chain will have 60-70dB for 
the sake of detecting 0.1-10uV week signals. Always high 
gain open loop amplifier will have a problem of dc offset 
amplification. Having more than 10uV offset would saturate 
the transceiver. So to cancel offset either we need a slow 
DC-cancellation loop or low bandwidth ac coupling system 
[1]. Either of the two methods needs high gain, low noise 
and low power operational amplifiers. Modern fine CMOS 
technology was limited by the single stage gain, so three 
stage or multistage amplifier is requirement to meet the 
requirements. There has been a lot of research activity on 
low noise amplifiers, so the remaining biggest problem is a 
low area and unfortunately, three stage high gain opamp 
needs    complicated    frequency    compensation     strategy 
review of the existing compensation techniques, section III 
explains proposed compensation technique and design 
guidelines and IV describes simulation results of the test 
circuit. 
II. LOW-VOLTAGE HIGH GAIN OPAMP COMPENSATION 
Short channel length effect in CMOS technology causes 
poor transistor output impedance, which degrades intrinsic 
gain. In 45nm technology, transistor with an aspect ratio  (
𝑾𝑾 
𝑳𝑳 
) of 3.9um/0.5um with 500um of bias current has just  17dB 
intrinsic gain. Decreasing bias current from 500uA to 2uA, 
shown 10dB of gain increase, but with 2uA bias opamp 
noise will be unacceptable for bio-medical applications. To 
increase the gain cascoding each transistor or cascading 
multi-stages are well-known approaches. But with the 
available low supply voltage restricted by technology (due  
to maximum electric field limitation) makes it difficult  
using cascode schemes and does not allow their use in the 
output stage. For the required gain of 70-80dB, cascading 3 
stages or even more depends on the requirements. 
For stable and healthy step response, closed loop  
system transfer should have Left half poles (LHP) and they 
need to be closer to real axis to have less ringing. A typical 
3-stage opamp will have 3 poles, which needs to be 
separated by at least 3 x times in the frequency to have 600 
phase margin. Several multi-stage frequency compensation 
techniques have been proposed, such as nested miller 
compensation (NMC) [2], modified nested miller 
compensation (NMCNR) [3], nested feedforward 
compensation (NGCC) [4] and damping factor control 
frequency compensation (DFCFC) [5]. Fig:1 (a) shows 
nested miller compensation. A 3-stage NMC opamp  
contains two miller capacitors from the output of each stage 
to the final stage output, forming two negative feedback 
loops. The transfer function of the fig:1 (a) can be derived  
as follows. 
requires two compensation capacitors with bandwidth 
compromise.  There has been  a  little research on  high gain 
𝑉𝑉𝑜𝑜(𝑠𝑠) 
𝑉𝑉𝑖𝑖𝑖𝑖(𝑠𝑠) = 1 (1 + 𝑆𝑆 𝐶𝐶𝑚𝑚1 ) (1 + 𝑆𝑆 𝐶𝐶𝑚𝑚2 + 𝑆𝑆2  𝑚𝑚2𝐶𝐶𝐿𝐿   )     (1) 
opamp without complicated frequency compensation. Rest 
of the  paper organizes  as  follows.  Section II  describes the 
𝑔𝑔𝑚𝑚1 𝑔𝑔𝑚𝑚2 𝑔𝑔𝑚𝑚2𝑔𝑔𝑚𝑚3 
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Fig. 1.  Existing compensation techniques  (a) NMC (b) NMCMR (c) NGCC (d) DFCFC 
 
From equation (1), for stable step response we can derive  
the relation between compensation capacitors and load 
capacitor as follows 
𝐶𝐶𝑚𝑚1  = 4 (𝑔𝑔𝑚𝑚1) 𝐶𝐶𝐿𝐿 𝐶𝐶𝑚𝑚2  = 2 (𝑔𝑔𝑚𝑚2) 𝐶𝐶𝐿𝐿 (2) 
efficiently. Eventually, feedforward stage decides the 
location of zero, which limits the opamp power 
consumption. Output voltage swing also limited by the 
feedforward stage so this architecture is not suitable for   the 
𝑔𝑔𝑚𝑚3 𝑔𝑔𝑚𝑚3 present  bio-medical  application.  Fig:1(d)  shows  DFCFC, 
Non-dominate poles depends on the compensation capacitor 
and  load  capacitor.  For  the  600    phase   margin  and      
1 
√2 
damping  factor  unity  gain  bandwidth  (UGB)  derived   as 
follows. 
where without using 𝐶𝐶𝑚𝑚2 damping factor has been  
controlled through an amplifier with a small capacitive 
feedback around that. Transfer function can be expressed as 
follows. 
 𝐶𝐶𝑚𝑚1 1   𝐶𝐶𝐿𝐿𝑔𝑔𝑚𝑚3   2  𝐶𝐶𝑚𝑚2𝐶𝐶𝐿𝐿  (4) 
UGB=1 (𝑔𝑔𝑚𝑚3) (3) (1+𝑆𝑆𝑔𝑔𝑚𝑚1)(1+𝑆𝑆𝑔𝑔𝑚𝑚2𝑔𝑔𝑚𝑚3+𝑔𝑔𝑓𝑓1𝑔𝑔𝑓𝑓2+𝑆𝑆    𝑔𝑔𝑚𝑚2𝑔𝑔𝑚𝑚3+𝑔𝑔𝑓𝑓1𝑔𝑔𝑚𝑚3) 4     𝐶𝐶𝐿𝐿 
For a given UGB and load capacitor (decided by the 
application), final stage trans-conductance has to be 
increased to maintain stability, so this is not suitable for low 
power applications. The desirable wish  for  the 
compensation is in to increase the resonance frequency and 
decrease the damping factor. The resonance frequency of  
the non-dominate 2nd  order transfer function of equation  (1) 
 
 
is  always  inversely  proportional  to  √𝐶𝐶𝑚𝑚2     and    damping 
Damping factor and resonance frequency can be controlled 
by a suitable value of 𝑔𝑔𝑓𝑓2 and gain bandwidth product is 
strongly depends on 𝐶𝐶𝑚𝑚1 (same as miller). Non-dominate 
poles are weekly depends on 𝐶𝐶𝐿𝐿 and be easily positioned at 
high frequency. Phase margin can be adjusted by using 
appropriate values of 𝐶𝐶𝑚𝑚1 and 𝑔𝑔𝑓𝑓2.  Resonance  frequency 
and quality factor expressed as follows. 
 
factor proportional to 𝐶𝐶𝑚𝑚2. Hence damping factor and 
resonance frequency goes in same direction [6], contrary to 
the wish. It is therefore desirable to decrease or find another 
way  to  compensate  without  using  𝐶𝐶𝑚𝑚2.  Fig:1  (b)  shows 
𝑤𝑤𝑜𝑜 𝑔𝑔𝑚𝑚2𝑔𝑔𝑚𝑚3 + 𝑔𝑔𝑓𝑓1𝑔𝑔𝑚𝑚3 = √ 𝐶𝐶𝑚𝑚2𝐶𝐶𝐿𝐿  
popular miller compensation with nulling resistor to   cancel 
the RH zero. Fig:1 (c) shows NGC compensation, which is 
better than NMC due to the additional feedforward stages 
which create left half zeros and controls the damping  factor 
𝑄𝑄 =   1 
𝑔𝑔𝑓𝑓2 √(𝑔𝑔𝑚𝑚2𝑔𝑔𝑚𝑚3+𝑔𝑔𝑓𝑓1𝑔𝑔𝑚𝑚2)𝐶𝐶𝑚𝑚2 𝐶𝐶𝐿𝐿 
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Despites the advantages of complex pole Q control through 
gf2 without using large compensation capacitor, very 
difficult to implement damping factor block (𝑔𝑔𝑓𝑓2) due to its 
implementation nature[8]. It has to operate in open loop to 
enable miller capacitor multiplication, but open loop 
amplifiers are prone to latch-up in the presence of a 
mismatch. 
III. PROPOSED  OPAMP COMPENSATION 
 
Damping 
control 
very small to have higher damping without any compromise 
on the 2nd stage impedance. At high-frequency, series RC 
circuit can be approximated as resistor, but o/p impedance  
of 2nd stage will be fallen to very low value due to 2nd 
dominate pole at the output. The main advantage of this 
passive technique is no power overhead. A reverse miller 
capacitor has been used from the output of the first stage to 
output of the 3rd stage for creating dominate pole. 
Feedforward stage gmf has been used to nullify the right half 
zero (RHZ), this will compromise the high frequency 
stability. A very small value (100us) of gmf is sufficient to 
place RHZ far from unity gain bandwidth. 
Vin 
Transfer-function of the proposed system can be derived  as 
o follows. 
𝐴𝐴𝑑𝑑𝑑𝑑 (1 +   𝑑𝑑    ) 
𝑚𝑚𝑓𝑓 (1 +   𝑆𝑆 3𝑑𝑑𝑑𝑑 ) (1 + 𝑆𝑆 𝐶𝐶01𝐶𝐶𝐿𝐿𝑔𝑔𝑚𝑚2 𝑅𝑅𝑎𝑎𝐶𝐶(𝑔𝑔𝑚𝑚𝑓𝑓  − 𝑔𝑔𝑚𝑚2) 2   𝐶𝐶02𝐶𝐶𝐿𝐿𝑅𝑅𝑎𝑎 𝑔𝑔𝑚𝑚  − 𝑔𝑔𝑚𝑚2      
Compensation 
capacitor 
Fig. 2.   Proposed compensation technique 
 
The presented technique shown in Fig:2 is based on the 
passive damping control instead of active damping 
compensation [7] and a reverse miller compensation through 
a trans-conductance (gmf) and compensation capacitor CC. In 
case of NMC technique a compensation capacitor (Cm2), 
where damping factor depends on inversely proportional to 
R02, so we need to have very less 2nd stage output impedance 
for high damping well behaved system. But small R02 will 
decrease 2nd stage gain, this limit the overall amplifier gain. 
So to solve this problem a passive damping circuit has been 
proposed. 
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Where  𝑑𝑑𝑑𝑑   = 𝑔𝑔𝑚𝑚1𝑅𝑅01𝑔𝑔𝑚𝑚2𝑅𝑅02𝑔𝑔𝑚𝑚3𝑅𝑅03 
Unity gain bandwidth=  𝑚𝑚1 
𝐶𝐶𝑑𝑑  
From the above transfer function for stable operation 𝑔𝑔𝑚𝑚𝑓𝑓   > 
𝑔𝑔𝑚𝑚2. For low power operation 𝑔𝑔𝑚𝑚2 can be minimized by 
maximizing other trans-conductance’s. The present 
technique minimizes the power consumption through 
passive circuits, whereas published literature has been used 
very  big  capacitors  or   power   hungry  amplifiers.    Both 
capacitors ca,cc can be adjusted to optimize the phase margin 
which will get acceptable peaking in the frequency domain. 
Fig:3 shows the effect of series capacitor on the open loop 
transfer-function, where it is clearly evident that series 
capacitor will strongly control the peaking, means damping 
control. 
IV. IMPLIMENTAION DETAILS. 
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Fig. 3.   Effect of series capacitor on damping 
 
 
 
Fig. 4.   Transister level schematic 
 
Fig:4 shows the transistor level implemented schematic 
Basically, it is series RC circuit, which will be connected to 
the 2nd stage output. At low-frequency where capacitor 
impedance dominates, RC circuit doesn’t have any impact 
on the  amplifier  gain.  Series  resistance(Ra)  can be chosen 
of a 3-stage amplifier. First stage is a folded cascade opamp 
implemented by N0-N6, where N1, N2 forms nmos input 
differential pair and other transistors are cascade loads.gm1, 
R01   are  the  trans-conductance  of  the  differential  pair and 
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output impedance. Second stage is realized with N7-N8, 
which forms non-inverting amplifiers. Third state inverting 
stage has been implemented with P6-N9. Transistor N10 
forms feed-forward stage with CC as a miller compensated 
capacitance connected in between the feedforward stage and 
1st stage output, due to feedforward amplifier there is no 
right half zero (RHZ). 2nd  stage amplifier  has been loaded 
by RC series circuit to control the damping factor as 
explained in Fig: 1. Low frequency amplifier gain was 
around ~100dB. Differential pair tail current and cascade 
transistors biased with constant gm beta multiplier bias 
circuit, to maintain constant bandwidth across PVT and 
supply voltage independent bias current [11]. Fig:5 shows 
the bias circuit, which works based on the following 
principle. To keep opamp gm constant across PVT, it needs 
to be biased with a PTAT nature current to compensate 
mobility degradation with temperature. In the constant gm 
circuit Voltage across Rs is depends on the delta vgs of the 
N1,N2, which indeed has +ve temperature coefficient. This 
PTAT nature current makes opamp bandwidth less process 
and temperature dependent, hence it’s stability as well. 
histogram of the phase margin with 3-sigma model  
files. Fig:8 shows the noise performance of the opamp, 
which shows -150dB noise at 1MHz spot and integrated 
rms noise ~890nV very much acceptable for bio- 
medical or high sensitive applications. Fig:9 shows the 
layout of the proposed circuit. Special care has been 
taken while laying the devices, like interdigitated style 
for current mirrors and common centroid matching for 
input differential pair. Shallow trench Isolation 
(STI) effect has been reduced by using sufficient 
number dummy devices on both sides of the critical 
devices and maintained enough distance between  
device edge and nwell to mitigate threshold  voltage 
shift due to well proximity effect. Excluding decaps, 
this layout occupies 4875um2. 
 
 
100 
 
80 
 
60 
 
40 
 
20 
 
0 
 
-20 
 
-40 
 
 
100 
 
 
101 
 
 
102 
 
 
103 104 105 
Frequency (Hz) 
 
 
106 
 
 
107 
 
 
108 
 
 
109 
 
 
 
 
140 
 
 
120 
 
 
100 
 
 
80 
Fig. 6.    Frequency response 
 
Fig. 5.   Constant gm bias circuit 
 
V. SIMULATION RESULTS. 
Proposed opamp is implemented 45nm general 
purpose CMOS 1poly-8 metal technology. Simulated 
with post layout extracted circuit with Spectre and 
results as follows. Designed circuit has been working 
across wide temperature range and power supply range. 
Designed for 100dB nominal voltage gain, 25MHz  
unity gain bandwidth (UGB), 500 phase margin. The 
values of compensation elements, Ra,Ca,Cc are 
4.7kΩ,0.3pF,1.7pF respectively. Opamp has been  
biased with 12uA from 1V power supply. Fig. 6 shows 
open loop frequency response. For low power 
consumption just enough target phase margin has 
targeted so it’s variation should also be acceptable, so 
ran 300 Monte Carlo simulation and Fig: 7  shows    the 
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Fig. 8. Noise Spectral Density 
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Fig. 9.   Layout of bandgap reference.. 
 
VI. CONCLUSIONS. 
Passive damping factor control bases compensation 
has introduced, wihtout having any additonal power 
consumption. Shows 3x power efficiency compared to 
start of art. Implimented in 45nm cmos,simulations 
shows 12uW power consumption when driving 1pF 
load capacitance. Standard deviation of Phase marging 
is 1.20. 
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